rev.2.00, jul.16.2004, page 1 of 7 hd75173 quadruple differential line receivers with 3 state outputs rej03d0310?0200z (previous ade-205-592 (z)) rev.2.00 jul.16.2004 description the hd75173 is a quadruple differential line receiver with three state outputs. it is designed to satisfy the requirements of eia standards rs-422a, rs-423a and several ccitt recommendations. each receiver features an active high enable and an active low enable common to all four receivers. it also features differential input sensitivity of 200 mv. features ? ordering information part name package type package code package abbreviation taping abbreviation (quantity) hd75173p dilp-16 pin dp-16e, -16fv p ? function table differential inputs enables output a-b g g gg g y v id 0.2 v h x h xl h ?0.2 v < v id < 0.2 v h x ? xl ? v id ?0.2 v h x l xl l xlhz h : high level l : low level x : irrelenant ? : indeterminate z : high impedance
hd75173 rev.2.00, jul.16.2004, page 2 of 7 pin arrangement (top view) 1 2 3 4 5 6 7 1b gnd 1a 1y 2y 8 enable g 2a 2b 13 14 15 10 11 12 9 16 v cc 4b 4a 4y enable g 3y 3a 3b absolute maximum ratings (ta = 0 to 70c) item symbol rating unit supply voltage v cc 7v input voltage, a or b inputs v in 25 v differential input voltage * 1 v id 25 v enable input voltage v ie 7v output current i ol 50 ma power dissipation (ta = 25c) p t 1150 mw operating temperature range topr 0 to 70 c storage temperature range tstg ?65 to +150 c notes: 1. differential input voltage is measured at the noninverting input with respect to the corresponding inverting input 2. the absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. recommended operating conditions item symbol min typ max unit supply voltage v cc 4.75 5.00 5.25 v common mode input voltage v in ?? 1 2v differential input voltage v id ?? 1 2v output current v oh ? ? ?400 a v ol ??1 6m a operating temperature topr 0 ? 70 c
hd75173 rev.2.00, jul.16.2004, page 3 of 7 dc electrical characteristics (ta = 0 to 70c) item symbol min typ * 1 max unit conditions differential input high threshold voltage v th ??0.2v v o = 2.7 v, i o = ?0.4 ma differential output low threshold voltage v tl ?0.2 * 2 ??v v o = 0.5 v, i o = 16 ma hysteresis v t + ? v t ? ?50?mv enable input voltage v ih 2 ??v v il ??0.8 enable input clamp voltage v ik ? ? ?1.5 v ii = ?18 ma output voltage v oh 2.7??v v id = 200 mv, i oh = ?400 a v ol ??0.45v v id = ?200 mv, i ol = 8 ma ??0.5 v id = ?200 mv, i ol = 16 ma high impedance state v oz ? ? ?20 a v o = 0.4 v output current ? ? +20 v o = 2.4 v line input current i i ? ? 1 ma other input at 0 v * 4 v i = 12 v ? ? ?0.8 v i = ?7 v enable input current i ih ??20av ih = 2.7 v i il ? ? ?100 a v il = 0.4 v input resistance ri 12 ? ? k ? short circuit output current * 3 i os ?15 ? ?85 ma supply current i cc ??70ma notes: 1. all typical values are at v cc = 5 v, ta = 25c 2. the algebraic convention is used in this data sheet for threshold voltage levels only. 3. not more than one output should be shorted at a time. 4. refer to eia standards rs-422a and rs-423a for exact conditions. switching characteristics (v cc = 5 v, ta = 25c) item symbol min typ max unit test conditions propagation delay time t plh ?2035ns c l = 15 pf t phl ?2235 output enable time t zh ?1722 c l = 15 pf t zl ?2025 output disable time t hz ?2130 c l = 5 pf t lz ?3040
hd75173 rev.2.00, jul.16.2004, page 4 of 7 switching time test method 1. t plh , t phl c 15 pf l output 2 v 50 pulse generator see note 1 t plh oh v ol v 1.3 v input 0 v 0 v 2.5 v ?2.5 v t phl 1.3 v output
hd75173 rev.2.00, jul.16.2004, page 5 of 7 2. t zh , t zl 2.5 v 2 v c l output 2 k v cc 5 k s1 50 pulse generator see note 1 see note 2 see note 3 t zh oh v 1.3 v input 1.3 v 1.3 v 3 v 0 v t hz 0.5 v output s1 : open 1.4 v s1 : closed 0 v
hd75173 rev.2.00, jul.16.2004, page 6 of 7 3. t zl , t lz ?2.5 v 2 v c l see note 2 see note 3 output 2 k v cc s2 50 pulse generator see note 1 t zl oh v ol v 1.3 v input 1.3 v 1.3 v 3 v 0 v t lz 0.5 v output s2 : open s2 : closed 1.4 v notes: 1. the pulse generator has the following characteristics: prr = 1 mhz, 50% duty cycle, t r = t f = 6 ns, zout = 50 2. c l includes probe and jig capacitance. 3. all diodes are 1s2074(h). 4. to test the active low enable g , ground g and apply an inverted input waveform to g .
hd75173 rev.2.00, jul.16.2004, page 7 of 7 package dimensions 16 18 9 19.2 20.32 max 6.3 7.4 max 5.06 max 2.54 min 0.51 min package code jedec jeita mass (reference value) dp-16e conforms conforms 1.05 g 2.54 0.25 0.48 0.1 0.89 1.3 7.62 0.25 + 0.1 ? 0.05 0 ? ? 15 ? as of january, 2003 unit: mm 16 18 9 19.2 20.32 max 6.3 7.4 max 5.06 max 2.54 min 0.51 min package code jedec jeita mass (reference value) dp-16fv conforms conforms 1.05 g 2.54 0.25 *ni/pd/au plating *0.48 0.08 0.89 1.3 7.62 *0.25 0.06 0 ? ? 15 ? unit: mm
keep safety first in your circuit designs! 1. renesas technology corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. trouble with semiconductors may lead to personal injury, fire or property damage. remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. notes regarding these materials 1. these materials are intended as a reference to assist our customers in the selection of the renesas technology corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to renesas technology corp. or a third party. 2. renesas technology corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. all information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by renesas technology corp. without notice due to product improvements or other reasons. it is therefore recommended that customers contact renesas technology corp. or an authorized renesas technology corp. product distributor for the latest product information before purchasing a product listed herein. the information described here may contain technical inaccuracies or typographical errors. renesas technology corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. please also pay attention to information published by renesas technology corp. by various means, including the renesas technology corp. semiconductor home page (http://www.renesas.com). 4. when using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. renesas technology corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. renesas technology corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. please contact renesas technology corp. or an authorized renesas technology corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. the prior written approval of renesas technology corp. is necessary to reprint or reproduce in whole or in part these materials. 7. if these products or technologies are subject to the japanese export control restrictions, they must be exported under a license from the japanese government and cannot be imported into a country other than the approved destination. any diversion or reexport contrary to the export control laws and regulations of japan and/or the country of destination is prohibited. 8. please contact renesas technology corp. for further details on these materials or the products contained therein. sales strategic planning div. nippon bldg., 2-6-2, ohte-machi, chiyoda-ku, tokyo 100-0004, japan http://www.renesas.com renesas technology america, inc. 450 holger way, san jose, ca 95134-1368, u.s.a tel: <1> (408) 382-7500 fax: <1> (408) 382-7501 renesas technology europe limited. dukes meadow, millboard road, bourne end, buckinghamshire, sl8 5fh, united kingdom tel: <44> (1628) 585 100, fax: <44> (1628) 585 900 renesas technology europe gmbh dornacher str. 3, d-85622 feldkirchen, germany tel: <49> (89) 380 70 0, fax: <49> (89) 929 30 11 renesas technology hong kong ltd. 7/f., north tower, world finance centre, harbour city, canton road, hong kong tel: <852> 2265-6688, fax: <852> 2375-6836 renesas technology taiwan co., ltd. fl 10, #99, fu-hsing n. rd., taipei, taiwan tel: <886> (2) 2715-2888, fax: <886> (2) 2713-2999 renesas technology (shanghai) co., ltd. 26/f., ruijin building, no.205 maoming road (s), shanghai 200020, china tel: <86> (21) 6472-1001, fax: <86> (21) 6415-2952 renesas technology singapore pte. ltd. 1, harbour front avenue, #06-10, keppel bay tower, singapore 098632 tel: <65> 6213-0200, fax: <65> 6278-8001 renesas sales offices ? 2004. renesas technology corp., all rights reserved. printed in japan. colophon .1.0
|
